Again, let’s begin with the synthetic benchmarks results showing the memory bus bandwidth and memory subsystem latency:
FSB=200MHz | FSB=200MHz | FSB=200MHz | FSB=240MHz | |
DDR400 | DDR436 | DDR480 | DDR480 | |
ScienceMark 2.0, | 5628 | 6098 | 6346 | 6374 |
ScienceMark 2.0, | 104 | 96 | 88 | 88 |
ScienceMark 2.0, | 43.13 | 39.82 | 36.5 | 36.66 |
SiSoft Sandra 2005, | 6014 | 6353 | 6534 | 6510 |
SiSoft Sandra 2005, | 5952 | 6268 | 6464 | 6440 |
Synthetic benchmarks show that as the memory frequency increases, so does its bandwidth, and the latency logically goes down. As for the results obtained for the 240MHz memory, they are about the same in both cases: when we have the nominal clock generator frequency of 200MHz and the new 5/4 divider, as well as clock generator overclocked to 240MHz and the common 1/1 divider.
Now let’s take a look at the complex benchmarks:



