Information

X-bit Labs for mobile users! Do not forget that we are running a special version of X-bit Labs web-site for users of mobile and handheld devices: http://pda.xbitlabs.com. Check out our news and articles from smartphones and PDAs to be always updated on the latest computer and technology news.

 

Articles: Video

Highly Defined: ATI Radeon HD 2000 Architecture Review (page 3)


Category: Video

by Anton Shilov , Yaroslav Lyssenko, Alexey Stepin

[ 05/15/2007 | 07:34 AM ]


Pages : 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22

Ultra Threaded Dispatch Processor Version 2.0

An important component of a GPU with unified computing processors, the dispatch processor has to effectively allocate all of GPU resources in such a way that none of the GPU subunits was idle.

The new ultra-threaded dispatch processor is more advanced than the one in the Radeon X1000 series. For comparison, the dispatch processor of the R580/Radeon X1900 chip can manage up to 512 threads, 16 pixels each, simultaneously whereas the Radeon HD 2900’s dispatcher can manage thousands threads, 5 pixels each.

Another important difference of the new-generation dispatcher is its ability not only to distribute the resources of pixel and texture processors, but fully manage the execution of vertex and geometrical shaders, dynamically allotting the GPU’s computing resources. We should note, however, that the new dispatcher does not decode the driver’s commands into the chip’s internal commands (this is the command processor’s job) and does not create queues of vertex, geometrical and pixel shaders (this is the setup engine’s job).

The ultra-threaded dispatch processor consists of arbiters that assign tasks to computing devices and texture processors and of sequencers for the execution processors. Each SIMD array is equipped with two arbiters, which allows launching two operations simultaneously on each array.

The new dispatcher supports a variety of techniques to mask latencies when some code branch requests data not in the cache. Like with the Radeon X1000 architecture, the execution of such a code branch is halted so that the computing resources could be freed up for other tasks.

<<< Previous page Next page >>>

Discussion

Comments currently: 21
Discussion started: 05/15/07
View comments

Add your Comment

Name/Nickname
Your Comments
 

Category News

Category: Video

Thursday, July 17, 2008

5:48 am Microsoft Preps to Unveil DirectX 11 Features in Several Days. ATI, Nvidia, Microsoft to Discuss DirectX 11 Techniques at XNA, Siggraph

Wednesday, July 16, 2008

12:30 pm New Generation ATI Radeon for Mainstream, Mobile Markets are Ready. PCI-SIG Approves ATI RV730, M98-L, M96 Graphics Chips

7:22 am EVGA and XFX Reimburse Price Difference on GeForce GTX 200 after Price Collapse. EVGA and XFX to Return Money to GeForce GTX 200 Purchasers

Tuesday, July 15, 2008

4:23 pm Startup Promises to Revolutionize Multi-GPU Technology Early Next Year. LucidLogix Unveils Hydra Distributed Processing Engine

Friday, July 11, 2008

10:26 pm AMD Plans to Launch Two Dual-Chip ATI Radeon HD 4800 Graphics Cards. ATI Touts 8-Way ATI CrossFireX Multi-GPU Technology

 
News Archive
All Latest News