Search<%BANNER[news_130_l]%>
<%BANNER[mem130]%>
InformationX-bit Labs for mobile users! Do not forget that we are running a special version of X-bit Labs web-site for users of mobile and handheld devices: http://pda.xbitlabs.com. Check out our news and articles from smartphones and PDAs to be always updated on the latest computer and technology news. <%BANNER[left_130x130_2]%>
<%BANNER[right_130x600]%>
|
<%BANNER[top_768x90]%> |
|
<%BANNER[banner_468x60]%>
CPUIntel Demos Dual-Core Server Processors.IDF Showcases Dual-Core Itanium 2Category: CPU by Anton Shilov [ 09/08/2004 | 06:13 AM ]
Following rival AMD with its recent demonstration of servers featuring dual-core 64-bit microprocessors, Intel Corp., the world’s largest maker of chips, demonstrated Tuesday a high-end server with dual-core IA64 processors inside, confirming that the products are on track for release next year.
Intel Demos Dual-Core Itanium 2 “Montecito” Servers During his keynote, Paul Otellini, Intel’s President, said that the industry is moving towards multi-core processors from typical increase in core-clocks. Intel promised to ship dual-core products into each of the today’s market segments in 2005 already. In 2006 the shipments will grow and over 40% desktops, over 85% of the servers and workstations and over 70% of mobile computers will acquire dual core CPUs, X-bit labs’ Anna Filatova wrote in her IDF Day 1 coverage. Intel demonstrated a 4-way demo system based on dual-core Montecito processors, which proved capable of running up to 16 applications at a time due to the fact that each of the Montecito cores supports Hyper-Threading technology. As an example of the practical application of a computer like that Intel showed a weather simulator program from NASA and added that with all this potential a computer like that appears 50% faster than the fastest super computer on earth right now offering the performance of 60TFlops. Dual Core IA64 Chips, DDR2, PCI Express Ahead Montecito will be Intel’s first IA64 chip with two cores and 24MB of L3 cache. In 2003 Intel uncovered plans to implement its special “arbiter” bus into the chip code-named Montecito to manage how the cores collaborate between themselves, how they utilise their processor system bus and the L3 cache. No actual peculiarities of the design have been presented by Intel officials so far, but we can pre-suppose that the “arbiter” bus architecture may be utilised in all multiple-core CPUs from Intel that will come in future. The Montecito and Intel’s Itanium 2 chips with two processing engines are expected to work using 667MHz Quad Pumped Bus and will feature Intel’s new core-logic for high-end servers code-named Bayshore. The latter is expected to provide support for DDR2 memory and PCI Express interconnection, bringing the latest innovations into the server market. Related news
<%BANNER[banner_468x30]%>
|
News Categories<%BANNER[right_130x130_1]%>
Latest NewsThursday, July 24, 200811:06 pm | CPU Intel Rumoured to Speed Up Nehalem Launch on Desktop. Intel’s Bloomfield Processor to Emerge in September – Rumours Wednesday, July 23, 20089:58 pm | Storage Western Digital Releases VelociRaptor for Enterprises. WD Launches Enterprise Version of VelociRaptor 5:42 pm | Multimedia Game Developers Unlikely to Take Advantage of Improved Nintendo Wii Controller Soon. Nintendo Wii MotionPlus – A Surprise for Game Developers 4:26 pm | Memory Hynix Semiconductor to Shut Down Fab in the U.S. Hynix Semiconductor to Close its Eugene Fabrication Facility 3:35 pm | CPU AMD to Discuss Rival for Intel Atom Towards Year End. AMD’s Competitor for Intel Atom in the Works, Says Company 12:29 pm | Storage SanDisk Blames Windows Vista for Low Performance of Solid State Drives. SanDisk: Vista Is Not Optimized for Flash Memory Solid State Disk |
|