News
 

Bookmark and Share

(1) 

Intel Corp. is about to reveal more details about the family of microprocessors made using 45nm high-k process technology based on the Nehalem micro-architecture at the upcoming IEEE International Solid-State Circuits Conference (ISSCC) that will be held in San Francisco, California, from the 8th to the 12th of February, 2009.

Apparently, Intel processors based on Nehalem architecture may be configured in such a way that they consume less than 10W of power, thanks to module nature of Nehalem. Intel plans to reveal more details regarding different versions of its new microprocessors during a session at ISSCC.

“A family of next-generation IA processors with up to 8 cores, enhanced Core micro-architecture, 3-level caches and 2-way SMT is implemented in 45nm high-k metal-gate CMOS. The family has a coherent point-to-point link and integrates memory controller, power-management microcontroller and power-gate transistors and scales from sub-10 to 130W in mobile, desktop and server applications,” the official description of the session reads.

The most energy efficient chip based on Intel Nehalem micro-architecture that is known to the public at the moment is not-yet-announced Intel Xeon L5520 that has four cores with simultaneous multi-threading technology enabled, 8MB of cache as well as 2.26GHz clock-speed amid thermal design power of just 60W.

It remains to be seen when sub-10W Nehalem-class processors emerge, what specifications the chips will have and what level of performance they will offer.

Tags: Intel, 45nm, Nehalem

Discussion

Comments currently: 1
Discussion started: 02/07/09 07:07:44 PM
Latest comment: 02/07/09 07:07:44 PM

[1-1]

1. 
Hopefully a replacement for the atom that is wayyyy too underpowered in its present state, even the dual core version
0 0 [Posted by: alpha0ne  | Date: 02/07/09 07:07:44 PM]
Reply

[1-1]

Add your Comment

[Login] [Forgot password?] [Registration]




Related news

Latest News

Thursday, February 9, 2012

3:58 pm | Micron Further Cuts Memory Power Consumption with DDR3Lm Chips. Micron Reveals DDR3Lm DRAM with Low Self-Refresh Power

1:27 pm | Intel “Haswell” to Boost Efficiency of Highly-Threaded Applications. Intel’s Next-Gen “Haswell” Processor to Support Transactional Synchronization

Wednesday, February 8, 2012

11:24 pm | IBM Fab Club to Reveal Details on 20nm, 14nm and Beyond Process Technologies Next Month. Globalfoundries, IBM, Samsung to Unveil Next-Generation Chip Technology in March

10:35 pm | Logitech Announces Touch-Sensing Mouse. Logitech Debuts Touch Mouse M600

9:52 pm | HP: Apple iOS and Google Android Too Insecure for Enterprises. HP Doubts Widespread Adoption of iPad, Android Tablets by Enterprises

8:50 pm | Hitachi Begins to Ship New-Generation SLC SSD for Enterprise Customers. Hitachi Ships Industry's First SSDs Utilizing 25nm SLC NAND Flash

4:52 pm | Nvidia Licenses Set of Technologies to Halt All Legal Disputes with Rambus. Nvidia and Rambus Sign License Agreement: Nvidia Licenses PCI Express, Serial ATA, Other Industry Standards

1:13 pm | Nokia to Cease Manufacturing Operations in Europe. Nokia Moves Production to Asia to Lower Costs