UPDATE: AMD has contacted X-bit labs claiming that it has not announced any simultaneous multi-threading technologies for Bulldozer processors. Still, there are other multi-threading implementations that may still be supported.
Advanced Micro Devices announced during Hot Chips conference that its next-generation code-named Bulldozer microprocessors will feature a multi-threading technology (SMT) which would be akin to Intel Corp.’s well-known HyperThreading.
AMD did not reveal many details about its multi-threading capability and only said that its Bulldozer processors would support it in 2011. Still, it is rather likely that AMD’s approach may be somewhat different compared to Intel’s HT and may even be of the same kind like Sun Microsystems’ simultaneous multi-threading feature than supports execution of four threads on one physical core.
“Bulldozer expands what has been the single-threaded nature of the AMD cores in a different fashion than Intel’s HyperThreading, said Pat Conway, a representative for AMD, reports EETimes web-site.
It is interesting to note that earlier AMD did not consider SMT or other multi-threading implementation to be a viable feature. However, it did admit that simultaneous multi-threading is a necessary feature of the future generations of microprocessors that significantly boosts performance.
Bulldozer is the next-generation micro-architecture and processor design developed from the ground up by AMD. In fact, Bulldozer will be the first major redesign of AMD’s processor architecture singe 2003, when the firm launched its Athlon 64/Opteron (K8) processors. It is expected that the next-generation micro-processors will offer considerably higher performance than current-generation chips. AMD Bulldozer CPUs will also feature SSE5 instruction set.
The first desktop processor in the Bulldozer family is code-named Orochi and it has more than four cores, more than 8MB of cache and supports DDR3 memory. The Orochi chip will be made using 32nm process technology and is currently due in 2011. Server processors powered by Bulldozer micro-architecture are code-named Valencia and Interlagos. Those chips will have six to eight and twelve to sixteen processing engines.
Tags: AMD, Bulldozer, Orochi, Valencia, Interlagos, 32nm
Comments currently:
2
Discussion started: 08/27/09 06:45:48 AM
Latest comment: 09/09/09 02:27:45 PM
[1-2]
1.
"The first desktop processor in the Bulldozer family is code-named Orochi and it has more than four cores, more than 8MB of cache and supports DDR3 memory."
The more than 4 cores
how explaining ... they promised 8 cores when announcing it in 2006 for late 2008/early 2009 so it's more of disappointment to be honest
More than 8MB of cache,wow ... omg, they still on the intels marketing approach and that's pretty small considering it's on 32nm process :tccc:, and non explanatory - does it mean 8x1MB of L2 cache + more than K7(8)'s 128MB L1 cache per core composing into larger than 8mb statement
[
Posted by: OmegaHuman
|
Date: 08/27/09 06:45:49 AM]
2.
Well, "Orochi" is an eight-headed beast from a Japanese Legend right? So I'm expecting it to have eight cores.
[
Posted by: goury
|
Date: 09/09/09 02:27:45 PM]
[1-2]
Make Home Page
Add to Favorites
XbitLabs is using Twitter
Windows Live Alerts
