Bookmark and Share


UPDATE: Clarifying the confusion between Orochi, Valencia and Zambezi code-named.

Advanced Micro Devices on Wednesday displayed a die-shot of the forthcoming central processing unit (CPU) code-named Orochi, which is based on the Bulldozer micro-architecture and will be made using 32nm silicon-on-insulator process technology.

AMD Orochi design is the company's next-generation processor for high-end desktop and server markets. The chip will feature eight processing engines, but since it is based on Bulldozer micro-architecture, those cores will be packed into four modules. Every module which will have two independent integer cores (that will share fetch, decode and L2 functionality) with dedicated schedulers, one floating point unit with two 128-bit FMAC pipes with one FP scheduler. The chip will have shared L3 cache, dual-channel DDR3 memory controller and will use HyperTransport 3.1 bus. The Orochi chips will use new AM3+ form-factor and will require brand new platforms.

The image clearly depicts four separate dual-core Bulldozer modules with unified level-two caches, various interfaces (memory, HyperTransport, etc.), rather strangely aligned level-three cache and so on. Based on the physical size of L2 caches, it can be expected that each module will have 2MB of L2, which should ensure higher single-thread performance compared to existing processors in many situations. It is unclear why the modules on the upper side of the picture are larger than the modules on the lower side of the image. Potentially, this may indicate that either certain modules will include certain additional logic or the image has been specifically altered. According to AMD, the die-shot was substantially "photoshopped" for competitive reasons.

AMD also clarified that Orochi forms the basis for both the eight-core desktop chip known as Zambezi and eight-core server product code-named Valencia. Zambezi is a name which designates a specific desktop platform, whereas Valencia has all the server features enabled.  Orochi refers to the glass which will make both central processing units happen.

Bulldozer instruction set architecture supports SSE 4.1; SSE 4.2; AVX with AMD 4-operand FMAC subset, 256-bit YMM registers and AES; XSAVE state space management and XOP instructions. Bulldozer will also support light weight profiling (LWP) technology. As indicated earlier, there are no word on 3DNow! extensions or SSE5 instruction set.

Besides design and instruction set improvements, Bulldozer, just like the code-named Llano accelerated processing unit (APU), supports advanced power management featuring chip power gating and digital measurements of temperatures. Obviously, the chip will be able to dynamically boost clock-speed when thermal design power allows and multiple cores are not required.

Tags: AMD, Bulldozer, Zambezi, Orochi, Interlagos, Valencia, Phenom, Athlon


Comments currently: 10
Discussion started: 09/01/10 07:01:48 PM
Latest comment: 09/07/10 12:53:48 PM


0 0 [Posted by: 3Dkiller  | Date: 09/01/10 07:01:48 PM]

From the AMDzone forums, the dieshots are on purpose, 'Shopped.

0 0 [Posted by: RtFusion  | Date: 09/01/10 08:46:52 PM]

0 0 [Posted by: dudde  | Date: 09/01/10 11:06:40 PM]

Everyone agrees that the die images are heavily photoshoped for competitive reasons.
0 0 [Posted by: bereft  | Date: 09/02/10 01:24:01 AM]

The last post one page 1 of the thread on AMDZone is from someone that works for AMD and he explains that it is deliberately photoshopped. A proper die shot will be released at the same time the chips are.
0 0 [Posted by: GavinT  | Date: 09/02/10 01:50:09 AM]

8 cores sounds pretty nice, its like a big V8, loads of torque and power across the reve range at any point pretty much restricted only to the RPM/engine speed, in this case MHz.

Imagine this architecture at 32nm at 5000MHz? or say 6000? that would be insane , wait till late 2012 for a 32 core! lol
0 0 [Posted by: mike1101  | Date: 09/02/10 06:43:42 AM]

So, what’s in XOP?

The SSE5 operations that are retained by the XOP extension are:
0 0 [Posted by: T9000  | Date: 09/02/10 07:56:52 AM]

0 0 [Posted by: lainofthewired  | Date: 09/02/10 10:34:08 AM]

It will be slower than Thuban that is a deal with Intel ,buhahaha
0 0 [Posted by: Blackcode  | Date: 09/03/10 04:58:12 AM]

GlobalFoundries Shows Picture of Llano and
AMD Orochi 8-Core

It'll be Sandy Bridge against Bulldozer in 2011
Intel, AMD vie to rewire PC's brain
0 0 [Posted by:  | Date: 09/07/10 12:53:48 PM]


Add your Comment

Related news

Latest News

Monday, April 14, 2014

8:23 am | Microsoft Vows to Release Xbox 360 Emulator for Xbox One. Microsoft Xbox One May Gain Compatibility with Xbox 360 Games

Tuesday, April 1, 2014

10:39 am | Microsoft Reveals Kinect for Windows v2 Hardware. Launch of New Kinect for Windows Approaches

Tuesday, March 25, 2014

1:57 pm | Facebook to Acquire Virtual Reality Pioneer, Oculus VR. Facebook Considers Virtual Reality as Next-Gen Social Platform

1:35 pm | Intel Acquires Maker of Wearable Computing Devices. Basis Science Becomes Fully-Owned Subsidiary of Intel

Monday, March 24, 2014

10:53 pm | Global UHD TV Shipments Total 1.6 Million Units in 2013 – Analysts. China Ahead of the Whole World with 4K TV Adoption

10:40 pm | Crytek to Adopt AMD Mantle Mantle API for CryEngine. Leading Game Developer Adopts AMD Mantle

9:08 pm | Microsoft Unleashes DirectX 12: One API for PCs, Mobile Gadgets and Xbox One. Microsoft Promises Increased Performance, New Features with DirectX 12

3:33 pm | PowerVR Wizard: Imagination Reveals World’s First Ray-Tracing GPU IP for Mobile Devices. Imagination Technologies Brings Ray-Tracing, Hybrid Rendering Modes to Smartphones and Tablets

2:00 pm | Nokia Now Expects to Close Deal with Microsoft in Q2. Sale of Nokia’s Division to Close Next Month