Microprocessor technologies designer ARM on Monday unveiled specifications of cache coherency, a technology crucially needed for multi-core microprocessors as well as multi-socket servers. ARM announced the latest AMBA 4 interface and protocol specification featuring the AMBA 4 AXI Coherency Extensions (ACE).

Cache coherency is essential in multicore computing applications to efficiently maintain the consistency of data stored in local caches of a shared resource. The AMBA 4 ACE specification enables system level cache coherency across clusters of multicore processors, such as the ARM Cortex-A15 MPCore processors and ARM Mali-T604 graphics processors. This ensures optimum performance and power efficiency of complex heterogeneous SoC designs, and is designed to address next generation computing across mobile, home, networking and gaming applications.

AMBA is a standard on-chip interconnect methodology and is supported by the vast majority of the digital electronics industry. The direction of the latest specification has been driven by a wide group of leading semiconductor, EDA and verification vendors, including Arteris, Cadence, Jasper, Marvell, Mentor, Sonics, ST Ericsson, Synopsys, Texas Instruments and Xilinx.

"Designers of complex heterogeneous, embedded multi-processing SoCs now require robust specifications, design & verification tools and systems IP. This ensures their devices minimize off-chip memory transactions, while maximizing performance and power efficiency. AMBA 4 ACE is a major component to enabling the successful development and deployment of future Cortex-A and Mali GPU processor sub-systems- by ensuring the optimum combination of performance and energy efficiency," said Michael Dimelow, marketing director of processor division at ARM.

The AMBA 4 ACE specification enables system level cache coherency for high-performance multicore processors to manage increased data and cache sharing, more cross component communication and support additional processing engines that access shared caches and external memory. Publishing a standard way of managing cache coherency, memory barriers and virtual memory management will reduce software cache maintenance, saving processor cycles and reducing external memory accesses.

The introduction of memory barriers throughout the memory sub-system enables system architects to ensure optimal instruction ordering, when necessary, to improve system performance. Distributed virtual memory signalling extends memory virtualization, introduced with the latest ARM architecture and the Cortex-A15 processor, to the system MMUs to make more efficient use of external memory and provide the ability for multiple operating systems (OS) to share hardware resources under an appropriate hypervisor.

The latest specification represents the second phase of the AMBA 4 protocol. Phase one of the AMBA 4 specification, launched in 2010, included definition of an expanded family of AXI interconnect protocols. To date more than 4000 engineers from 2500 unique businesses and organizations have downloaded this first phase.

Tags: Cortex, Mali