News
 

Bookmark and Share

(3) 

At the International Supercomputing Conference, Intel Corp. made yet another announcement regarding its highly-anticipated many-core accelerator for high-performance computing (HPC) known as Knights Corner. The official name of the chip and PCI Express accelerators on its based will be Xeon Phi; moreover, the first HPC cluster on its base with 118TFLOPS performance is already up and running.

"As we add Intel Xeon Phi products to our portfolio, scientists, engineers and IT professionals will experience breakthrough levels of performance to effectively address challenges ranging from climate change to risk management. This is the next step of Intel's commitment to achieve exascale-level computation by 2018, and create a unique technology category that delivers unprecedented performance for today's highly parallel applications," said Raj Hazra, vice president and general manager of the technical computing at data center and connected systems group of Intel.

The first Intel Xeon Phi coprocessor, available in a PCIe form-factor, contains more than fifty x86-compatible cores and is capable of supporting over 8GB of GDDR5 memory. The architecture of Knights Corner features 512-bit wide SIMD support that improves performance by enabling multiple data elements to be processed with a single instruction. The new HPC solution delivers over 1TFLOPS of double precision compute performance per chip, as measured by the industry standard benchmark Linpack, which means that Intel's Xeon Phi is even a little bit faster than the Radeon HD 7970 graphics processing units with peak 0.947TFLOPS DP performance.

As expected, the first generation of Xeon Phi "Knights Corner" will be aimed at the so-called technical computing, future generations of Intel Xeon Phi products will also address enterprise datacenters and workstations. The initial production shipments of Xeon Phi "Knights Corner" are planned for the second half of 2012, which probably means late year shipments.

The Intel Xeon Phi coprocessor has strong industry support, with 44 manufacturers including Bull, Cray, Dell, HP, IBM, Inspur, SGI and NEC committed to including it in their system roadmaps. Intel believes that fundamental compatibility of the Xeon Phi with x86 architecture will ensure easier transition of appropriate software to the new platform.

At the ISC 2012 the world's largest chipmaker announced that the first Intel Xeon Phi coprocessor-based development cluster is up and running and ranked 150th on the Top 500 list, delivering 118TFLOPS of performance. One of the first companies to adopt Xeon Phi will be Cray, a major maker of supercomputers. One of the first actual deployments of the Knights Corner will be Stampede supercomputer in early 2013

"We are very excited to announce that our next-generation supercomputer code-named 'Cascade' will be available with the Intel Xeon Phi coprocessors, giving Cray customers the ability to push the limits of research and discovery. Our Cascade system will feature some of the most advanced and highly innovative HPC technologies ever put into a Cray supercomputer. Combining these features with industry-leading Intel Xeon processors and the new Intel Xeon Phi coprocessors will result in a very compelling system for HPC centers around the world," said Peg Williams, Cray's senior vice president of high performance computing systems.

Tags: Intel, Xeon, Xeon Phi, Knights Corner, Larrabee

Discussion

Comments currently: 3
Discussion started: 06/20/12 03:41:52 AM
Latest comment: 06/20/12 04:56:56 PM
Expand all threads | Collapse all threads

[1-1]

1. 
show the post
1 4 [Posted by: OmegaHuman  | Date: 06/20/12 03:41:52 AM]
Reply
- collapse thread

 
There is a good reason for why they didn't further develop their VLIW design. It isn't efficient anymore. Graphics cards from here on are more than just graphics cards, but 'stupid fast coprocessors' as well. GCN is a step forward into having a smarter, faster coprocessor, and still obtain better graphics performance.
3 0 [Posted by: mmstick  | Date: 06/20/12 10:15:02 AM]
Reply
 
Intel used Linpack with full aggressive optimizations from the Intel Compiler.

1 TFlop DP
2 TFlop SP
2 0 [Posted by: seronx  | Date: 06/20/12 04:56:56 PM]
Reply

[1-1]

Add your Comment




Related news

Latest News

Wednesday, October 8, 2014

8:52 pm | Lisa Su Appointed as New CEO of Advanced Micro Devices. Rory Read Steps Down, Lisa Su Becomes New CEO of AMD

Thursday, August 28, 2014

12:22 pm | AMD Has No Plans to Reconsider Recommended Prices of Radeon R9 Graphics Cards. AMD Will Not Lower Recommended Prices of Radeon R9 Graphics Solutions

Wednesday, August 27, 2014

9:09 pm | Samsung Begins to Produce 2.13GHz 64GB DDR4 Memory Modules. Samsung Uses TSV DRAMs for 64GB DDR4 RDIMMs

Tuesday, August 26, 2014

6:41 pm | AMD Quietly Reveals Third Iteration of GCN Architecture with Tonga GPU. AMD Unleashes Radeon R9 285 Graphics Cards, Tonga GPU, GCN 1.2 Architecture

Monday, August 25, 2014

6:05 pm | Chinese Inspur to Sell Mission-Critical Servers with AMD Software, Power 8 Processors. IBM to Enter Chinese Big Data Market with the Help from Inspur