News
 

Bookmark and Share

(1) 

Intel Corp. will reveal more details about its first standalone graphics processor in the decade at Siggraph conference in mid-August, 2008. However, even ahead of the planned international conference dedicated to graphics and various interactive technologies the world’s largest maker of x86 central processing units (CPUs) unveiled quite a number of things regarding its code-named Larrabee product.

The chipmaker says that Larrabee uses multiple in-order x86 CPU cores that are augmented by a wide vector processor unit, as well as fixed-function co-processors, which are most likely to be texture addressing units, texture filtering units, render back ends and other necessary parts of a modern graphics processing units (GPUs). According to Intel, incorporation of in-order Atom-like x86 cores into a massively parallel stream processing unit provides “dramatically higher performance per watt and per unit of area than out-of-order CPUs on highly parallel workloads” and also “greatly increases the flexibility and programmability” of the architecture as compared to standard GPUs.

At Siggraph Intel will present “Larrabee: A Many-Core x86 Architecture for Visual Computing” white-paper that introduces the Larrabee many-core visual computing architecture, a new software rendering pipeline implementation, a many-core programming model, and performance analysis for several applications.

Earlier this year Intel confirmed that Larrabee is not a pure special-purpose processor or a pure graphics processor, but a product that combines many functions. Still, it will feature fixed-function cores that are traditional to GPU, which will allow the chip to render currently available games.

“There’s only one way to render the huge range of DirectX and OpenGL games out there, and that’s the way they were designed to run – the conventional rasterization pipeline. That has been the goal for the Larrabee team from day one, and it continues to be the primary focus of the hardware and software teams. We take triangles, we rasterize them, we do Z tests, we do pixel shading, we write to a frame-buffer,” said Tom Forsyth, an engineer from Intel Visual Computing group.

Discussion

Comments currently: 1
Discussion started: 06/03/08 02:34:49 PM
Latest comment: 06/03/08 02:34:50 PM

Add your Comment




Related news

Latest News

Tuesday, June 18, 2013

8:15 pm | AMD Unveils Server Strategy and Roadmap. AMD Adds Berlin, Seattle and Warsaw Processors into Roadmap

7:38 pm | Nvidia Set to Radically Change Business Model, License Graphics Cores to Others. Nvidia Takes ARM, Imagination Technologies Route, Intends to License Kepler Graphics Tech

Monday, June 17, 2013

11:57 pm | Oculus VR Raises $16 Million in Funding from Venture Capital Funds. Venture Capitalists Invest into Oculus VR Virtual Reality Platform

11:48 pm | Accelerators and Co-Processors Set to Dominate Big Data at High Performance Computing Sites . IDC: Intel Xeon Phi and Nvidia Tesla Running Neck to Neck to Supercomputer Leadership

11:33 pm | Microsoft and Best Buy to Open Up Over 600 Windows Stores. Microsoft and Best Buy to Open Up Stores-Within-A-Store

11:21 pm | Intel Haswell-E to Pack Eight Cores, Quad-Channel DDR4 Memory Controller. Intel Preps Series Performance Boost with Next Year’s Enthusiast Desktop Platform

5:08 pm | Sony Ups PlayStation 4 Internal Shipments Projections. Sony: Demand for PlayStation 4 Will Exceed Supply

1:41 pm | Intel Unleashes Next-Generation Xeon Phi “Knights Landing” Co-Processor. Intel Unveils 14nm Xeon Phi “Knights Landing” Chip

12:40 pm | Samsung Reveals Ultra-Fast PCI-Express SSD for Ultra-Slim Notebook PCs. Samsung’s PCIe SSD for Notebooks Has 1400MB/s Read Speed

10:41 am | AMD FX-9000 Family Microprocessors Cost from $500 to $1000. Pricing of AMD FX-9000 Processors Mimics Pricing of Intel HEDT Products