News
 

Bookmark and Share

(0) 

JEDEC (Joint Electron Device Engineering Council) technology association, an industry body that develops and finalizes various memory technologies, on Tuesday announced it had completed development and publication of the DDR3 (double data rate 3) memory device standard.

“The DDR3 standard represents the culmination of countless hours of collaboration between memory device, system, component and module producers.  This standard will permit emerging systems to achieve greater performance, storage and functionality, consistent with the needs of an increasingly information-intensive world community,” said Joe Macri, chairman of JEDEC JC-42.3 committee.

The statement by the technology association reads that key technology and functional improvements of DDR3 include a 1.5V power supply, increased operating temperature range, memory device reset, burst chop, dynamic on-die termination, output driver calibration, write leveling and other innovative features to enable high-speed operation and broad applicability in loose device and module applications. The DDR3 standard is intended to operate over a performance range from 800MHz to 1600MHz and device densities from 512Mb to 8Gb in monolithic and stacked packages.

In addition to the introduction of the DDR3 chip spec, JEDEC is completing publication and release of a wide range of DDR3-based memory modules, including registered DIMMs, unbuffered DIMMs, SO (small outline) DIMMs and other module types and configurations intended for use in desktop, mobile and server computer systems, telecommunications, point of sale and a wide range of other electronic products. Support devices have also been developed and include registers, PLL’s (phase locked loops) and other interface devices optimized for use with the new technology.

In conjunction with and to facilitate comprehension and adoption of the new memory standard, JEDEC is also announcing a DDR3 technical workshop, to be held in San Jose California on October 3-4, 2007. This workshop will include technical presentations by major DRAM and chipset producers, and is intended to provide adopters with a detailed understanding of the DDR3 specification, operational characteristics, changes from prior generation devices, application guidelines, an overview of JEDEC memory modules and other critical information related to this key memory technology.  Presenters will have detailed technical knowledge of the device and the JEDEC specification, and will be available to answer questions.

Discussion

Comments currently: 0

Add your Comment




Related news

Latest News

Thursday, August 28, 2014

12:22 pm | AMD Has No Plans to Reconsider Recommended Prices of Radeon R9 Graphics Cards. AMD Will Not Lower Recommended Prices of Radeon R9 Graphics Solutions

Wednesday, August 27, 2014

9:09 pm | Samsung Begins to Produce 2.13GHz 64GB DDR4 Memory Modules. Samsung Uses TSV DRAMs for 64GB DDR4 RDIMMs

Tuesday, August 26, 2014

6:41 pm | AMD Quietly Reveals Third Iteration of GCN Architecture with Tonga GPU. AMD Unleashes Radeon R9 285 Graphics Cards, Tonga GPU, GCN 1.2 Architecture

Monday, August 25, 2014

6:05 pm | Chinese Inspur to Sell Mission-Critical Servers with AMD Software, Power 8 Processors. IBM to Enter Chinese Big Data Market with the Help from Inspur

Sunday, August 24, 2014

6:12 pm | Former X-Bit Labs Editor Aims to Wed Tabletop Games with Mobile Platforms. Game Master Wants to Become a New World of Warcraft