News
 

Bookmark and Share

(3) 

IBM and Micron Technology announced this week that Micron will begin production of hybrid memory cube (HMC) memory device built using the first commercial CMOS manufacturing technology to employ through-silicon vias (TSVs) at IBM's manufacturing capacities. The companies did not indicate when they plan to start the production and where they intend to use HMCs.

"HMC is a game changer, finally giving architects a flexible memory solution that scales bandwidth while addressing power efficiency. Through collaboration with IBM, Micron will provide the industry's most capable memory offering," said Robert Feurle, vice president of DRAM marketing for Micron.

The hyper memory cube technology uses advanced TSVs [through silicon "vias"] - vertical conduits that electrically connect a stack of individual chips - to combine high-performance logic with Micron's advanced DRAM. HMC prototypes, for example, clock in with bandwidth of 128GB/s. By comparison, current state-of-the-art devices deliver 12.8GB/s. HMC also requires 70% less energy to transfer data while offering a small form factor - just 10% of the footprint of conventional memory.

HMC will enable a new generation of performance in applications ranging from large-scale networking and high-performance computing, to industrial automation and, eventually, consumer products. Unfortunately, neither IBM nor Micron indicate where will the new memory technology used. Perhaps, IBM will install HMCs into some of its products.

HMC parts will be manufactured at IBM's advanced semiconductor fab in East Fishkill, N.Y., using the company's 32nm high-K metal gate process technology. Since the manufacturing process was designed for microprocessors, the cost of the first HMCs will be extreme.

"This is a milestone in the industry move to 3D semiconductor manufacturing. The manufacturing process we are rolling out will have applications beyond memory, enabling other industry segments as well. In the next few years, 3D chip technology will make its way into consumer products, and we can expect to see drastic improvements in battery life and functionality of devices," said Subu Iyer, IBM fellow.

Tags: Micron, IBM, HMC, DRAM

Discussion

Comments currently: 3
Discussion started: 12/02/11 05:49:21 AM
Latest comment: 12/02/11 05:12:32 PM
Expand all threads | Collapse all threads

[1-2]

1. 
what about the storage capacities
0 0 [Posted by: madooo12  | Date: 12/02/11 05:49:21 AM]
Reply
- collapse thread

 
Given the movement from 2d memory to 3d memory, I would expect memory capacities 3 orders of magnitudes; therefore each stick about 64GB. One thing is for sure, they will be at least 4GB, probably more.
0 0 [Posted by: ericore  | Date: 12/02/11 05:12:32 PM]
Reply

2. 
This is a game changer for Micron, read it and weep.
0 0 [Posted by: Viper86ed  | Date: 12/02/11 06:34:14 AM]
Reply

[1-2]

Add your Comment




Related news

Latest News

Wednesday, August 27, 2014

9:09 pm | Samsung Begins to Produce 2.13GHz 64GB DDR4 Memory Modules. Samsung Uses TSV DRAMs for 64GB DDR4 RDIMMs

Tuesday, August 26, 2014

6:41 pm | AMD Quietly Reveals Third Iteration of GCN Architecture with Tonga GPU. AMD Unleashes Radeon R9 285 Graphics Cards, Tonga Graphics Processor

Monday, August 25, 2014

6:05 pm | Chinese Inspur to Sell Mission-Critical Servers with AMD Software, Power 8 Processors. IBM to Enter Chinese Big Data Market with the Help from Inspur

Sunday, August 24, 2014

6:12 pm | Former X-Bit Labs Editor Aims to Wed Tabletop Games with Mobile Platforms. Game Master Wants to Become a New World of Warcraft

Thursday, August 21, 2014

10:59 pm | Khronos Group to Follow DirectX 12 with Cross-Platform Low-Level API. Khronos Unveils Next-Generation OpenGL Initiative

10:33 pm | Avexir Readies 3.40GHz DDR4 Memory Modules. DDR4 Could Hit 3.40GHz This Year

12:10 pm | AMD to Lower Prices of A-Series APUs for Back-to-School Season. New Prices of AMD A-Series APUs Revealed