News
 

Bookmark and Share

(1) 

Rambus announced earlier this week it has provided its customers with first samples of chips supporting the PCI Express interface. Rambus customers are using this chip to evaluate the RaSer physical layer (PHY) cell for PCI Express applications. The new chip can be combined with FPGAs, ASICs or other chips on PCI Express boards to be used for compliance and interoperability testing.

Rambus’ PCI Express PHY evaluation chip is the first to be implemented on a TSMC 0.13 micron process and has been delivered to customers for system level testing. The chip supports four PCI Express lanes, to address x4, x8, x16 and x32-lane based PCI Express devices used in chipset, graphics, and switch-based applications for PCs, servers and communications systems. The chip meets PCI Express specifications, including the jitter requirements, and supports key functions such as Receiver Detect and Beacon Generate and Detect features.

The RaSer PCI Express PHY features low power consumption - 80mW power per lane - and a small die area. The RaSer PHY is based on a proven SerDes cell used in InfiniBand and Ethernet XAUI products. Rambus offers a configurable Physical Coding Sublayer (PCS) layer to provide customers a flexible interface to the PCI Express MAC and upper logic layers.

Rambus’ PCI Express PHY may eventually be used in various types of applications, including, but not limited to, personal computers, servers, communication appliances and so on.

Discussion

Comments currently: 1
Discussion started: 06/07/03 12:34:11 AM
Latest comment: 06/07/03 12:34:11 AM

Add your Comment




Related news

Latest News

Monday, July 21, 2014

12:56 pm | Microsoft to Fire 18,000 Employees to Boost Efficiency. Microsoft to Perform Massive Job Cut Ever Following Acquisition of Nokia

Tuesday, July 15, 2014

6:11 am | Apple Teams Up with IBM to Make iPhone and iPad Ultimate Tools for Businesses and Enterprises. IBM to Sell Business-Optimized iPhone and iPad Devices

Monday, July 14, 2014

6:01 am | IBM to Invest $3 Billion In Research of Next-Gen Chips, Process Technologies. IBM to Fund Development of 7nm and Below Process Technologies, Help to Create Post-Silicon Future

5:58 am | Intel Postpones Launch of High-End “Broadwell-K” Processors to July – September, 2015. High-End Core i “Broadwell” Processors Scheduled to Arrive in Q3 2015

5:50 am | Intel Delays Introduction of Core M “Broadwell” Processors Further. Low-Power Broadwell Chips Due in Late 2014