News
 

Bookmark and Share

(0) 

Freescale Semiconductor and Soitec Group recently demonstrated results in their collaborative effort in development of the sub-65nm nodes by producing the world’s first 45nm CMOS devices on bonded strained SOI substrates.

Company officials report that they launched the collaborative effort two years ago to evaluate strained SOI as the potential base material for sub-65-nm devices and beyond. By combining Soitec’s Smart Cut technology and engineered substrate expertise with Freescale’s advanced CMOS process capabilities, the development team was able to produce the industry’s first functional 45nm CMOS devices on bonded strained SOI substrates.

To satisfy CMOS integration requirements for tomorrow’s high performing chips, Soitec and Freescale worked in close cooperation to optimize the critical relationship between the transistor architecture and the strained SOI substrate.

The initial work performed was based on silicon germanium-on-insulator, followed by sSOI, allowing both Soitec and Freescale to learn how to match a strained SOI substrate with a device design to optimize the technology applications and outcome. sSOI is a strong candidate for the sub-65-nm technology nodes due to its unique ability to address high-performance, low-power-consumption applications.

NMOS device results on strained SOI exhibited a mobility increase of approximately 70%. Electrical reliability data showed no difference between standard SOI and sSOI devices. Furthermore, no relaxation of the strained silicon was observed at 40nm transistor geometries. The ability to produce strained silicon with thicknesses above 40nm makes sSOI highly compatible with existing SOI CMOS processes.

SOI material, which incorporates a layer of silicon on an embedded layer of silicon dioxide, enables chips built on the substrate to function at significantly higher speeds with less electrical loss – enabling a two to three times reduction in power consumption, and a 20% to 30% improvement in device speed. Similarly, strained silicon allows electrons to experience less resistance and flow faster, resulting in a 20% to 30% increase in transistor performance. Combining these technologies, in the form of strained SOI material, will enable Freescale to realize the cumulative benefits of both technologies, permitting significant advances in device speed, power consumption and integrated circuits (IC) packing density.

Device results reveal an approximate 70% increase in electron mobility, as well as high compatibility with existing SOI CMOS processes, the collaborative effort demonstrated that 45nm CMOS devices built using strained SOI substrates can effectively take device performance to the next level – ultimately enabling Freescale to bring faster, more power-efficient next-generation chips to market.

Discussion

Comments currently: 0

Add your Comment




Related news

Latest News

Wednesday, August 20, 2014

10:53 am | AMD to Cut Prices on FX-9000, Other FX Processors: New Prices Revealed. AMD to Make FX Chips More Affordable, Discontinue Low-End Models

10:32 am | LG to Introduce World’s First Curved 21:9 Ultra-Wide Display. LG Brings Curved Displays to Gamers, Professionals

9:59 am | AMD Readies FX-8370, FX-8370E Microprocessors. AMD Preps Two New “Mainstream” FX Chips

Monday, August 4, 2014

4:04 pm | HGST Shows-Off World’s Fastest SSD Based on PCM Memory. Phase-Change Memory Power’s World’s Fastest Solid-State Drive

Monday, July 28, 2014

6:02 pm | Microsoft’s Mobile Strategy Seem to Fail: Sales of Lumia and Surface Remain Low. Microsoft Still Cannot Make Windows a Popular Mobile Platform

12:11 pm | Intel Core i7-5960X “Haswell-E” De-Lidded: Twelve Cores and Alloy-Based Thermal Interface. Intel Core i7-5960X Uses “Haswell-EP” Die, Promises Good Overclocking Potential