News
 

Bookmark and Share

(3) 

Taiwan Semiconductor Manufacturing Co. has announced that the readiness of two foundry-first reference flows, one supporting 20nm and another supporting CoWoS (chip on wafer on substrate) technologies. The new 20nm reference flow will help chip designers to start making 20nm chips with double patterning, whereas CoWoS will enable multi-die integration for complex chips.

“These reference flows give designers access to TSMC’s advanced 20nm and CoWoS technologies. Delivering advanced silicon and manufacturing technologies as early and completely as possible to our customers is a chief goal for TSMC and its OIP design ecosystem partners," said Cliff Hou, vice president of R&D at TSMC.

TSMC’s 20nm reference flow enables double patterning technology (DPT) design using proven design flows. Leading EDA vendors’ tools are qualified to work with TSMC 20nm process technology by incorporating DPT aware place and route, timing, physical verification and design for manufacturing (DFM).

TSMC’s 20nm reference flow enables 20nm design with DPT aware capabilities to reduce design complexity and deliver required accuracy. DPT enablement includes pre-coloring capability, new RC extraction methodology, DPT sign-off, physical verification and DFM. In addition, TSMC and its ecosystem partners design 20nm IP for DPT compliance to accelerate 20nm process adoption.

The new silicon-validated CoWoS reference flow enables multi-die integration to support high bandwidth, low power can achieve fast time-to-market for 3D IC designs. The CoWoS flow also benefits designers by allowing them to use existing, mainstream tools from leading EDA vendors.

The CoWoS reference flow enables 3D IC multi-die integration. The new CoWoS reference flow allows a smooth transition to 3D IC with minimal changes in existing methodologies. It includes the management of placement and routing of bumps, pads, interconnections, and C4 bumps; innovative combo-bump structure; accurate extraction and signal integrity analysis of high-speed interconnects between dies; thermal analysis from chip to package to system; and an integrated 3D testing methodology for die-level and stacking-level tests.

In addition, TSMC released custom design reference flow that enables DPT in 20nm custom layouts. It provides solutions to 20nm process requirements, including a direct link with simulators for the verification of voltage-dependent DRC rules, and integrated LDE solutions and handling of HKMG technology. RF Reference Design Kit provides new high frequency design guidelines. These consist of 60GHz RF model support, high performance electromagnetic (EM) characterization that enables customer design capability through the examples of 60GHz front-to-back implementation flow and Integrated Passive Device (IPD) support.

Tags: TSMC, 20nm, CoWoS, Semiconductor

Discussion

Comments currently: 3
Discussion started: 10/09/12 08:40:22 PM
Latest comment: 10/10/12 06:15:22 PM

[1-1]

1. 
Next NV Maxwell will be 10 stacked layers GPU with 10000 shaders
0 0 [Posted by: Tristan  | Date: 10/10/12 02:26:48 AM]
Reply

[1-1]

Add your Comment




Related news

Latest News

Monday, July 21, 2014

12:56 pm | Microsoft to Fire 18,000 Employees to Boost Efficiency. Microsoft to Perform Massive Job Cut Ever Following Acquisition of Nokia

Tuesday, July 15, 2014

6:11 am | Apple Teams Up with IBM to Make iPhone and iPad Ultimate Tools for Businesses and Enterprises. IBM to Sell Business-Optimized iPhone and iPad Devices

Monday, July 14, 2014

6:01 am | IBM to Invest $3 Billion In Research of Next-Gen Chips, Process Technologies. IBM to Fund Development of 7nm and Below Process Technologies, Help to Create Post-Silicon Future

5:58 am | Intel Postpones Launch of High-End “Broadwell-K” Processors to July – September, 2015. High-End Core i “Broadwell” Processors Scheduled to Arrive in Q3 2015

5:50 am | Intel Delays Introduction of Core M “Broadwell” Processors Further. Low-Power Broadwell Chips Due in Late 2014